We claim:

1	1. A method for making a heterojunction bipolar transistor, comprising:
2	(a) depositing a first polysilicon layer over shallow trench regions
. 3	and a single crystalline SiGe intrinsic base region over a collector region;
4	(b) forming an oxide layer over the first polysilicon layer;
5	(c) forming a first nitride layer over the oxide layer;
Syl	(d) etching an opening through the first nitride layer, said opening
5 7	corresponding to an emitter opening of said transistor;
— □ □ 8	(e) filling said emitter opening with a second polysilicon layer;
II 9	(f) forming an emitter pedestal from the second polysilicon layer
日 1 1 1 1 1 1 1 1 1 1 1	and the first nitride layer, said emitter pedestal having a width which is wider than
" = 11	said emitter opening; and
了 [] 12 [] 13 [] 13	(g) implanting source/drain implant regions into at least the first
⊒ ⊒ 13	polysilicon layer, said source/drain implant regions being self-aligned with the
14	second polysilicon layer in said emitter pedestal.
	- a second and the se
1	2. The method of claim 1, wherein the second polysilicon layer is in the
2	shape of a T, with respective portions overlapping the first nitride layer.
1	3. The method of claim 2, wherein said step of forming said emitter
2	pedestal includes making a length of the first SiGe polysilicon layer on one side of
	\(\text{\tin}}\text{\tin}\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tin}\text{\texi{\text{\texi{\text{\texi{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\ti}}\\ \tittt{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\texi}\tint{\text{\texi}\text{\text{\texi}\tint{\text{\text{\text{\texi}\tint{\text{\texi}\tint{\text{\texi}\til\tittt{\ti}\tinttitt{\ti}\tint{\text{\texi}\til\tittt{\text{\ti}\tiint{\text{\tin}\tiint

3

4

5

6

3

4

5

said emitter pedestal and allength of the first SiGe polysilicon layer on another side of said emitter pedestal to be different lengths, and wherein the side with large length will be used as base contact.

- 4. The method of claim 1, wherein the first polysilicon layer is an SiGe layer.
- 5. The method of claim 4, wherein said SiGe layer is less than 0.15 um thick.
- 6. The method of claim 1, wherein said oxide layer is a high-pressure thermal oxide layer.
- 7. The method of claim 1, wherein said collector region is an n-epitaxy region on top of a sub-collector region.
- 8. The method of claim 1, wherein said step of forming said emitter pedestal includes making a length of the second polysilicon layer on one side of said emitter pedestal at least substantially equal to a length of the second polysilicon layer on another side of said emitter pedestal, said substantially equal lengths causing said transistor to have equal base resistances on said one side and said another side of said emitter pedestal.

7	9. The method of claim 1, wherein said source/drain implant regions are
8	extrinsic base regions.
1	10. The method of claim 1, wherein said step of forming said emitter
2	opening includes:
3 ,	forming a TEOS layer over the first nitride layer;
5 N	forming an ARC layer over the TEOS layer;
5	forming a resist over the ARC layer;
□ 6	developing the resist layer and forming patterns on the ARC layer;
道 節 7	etching through selective portions of the ARC layer and the TEOS
6 ② 7 ② 8 ③ 9	layer; and
์ ปี 9	stripping the resist and ARC layers, wherein the TEOS layer is a hard
	mask to etch the nitride layer to form said emitter opening.
!! !! 	
급10 [] [] [] [] []	11. The method of claim 1, wherein said step of forming said emitter
2	pedestal includes:
3	forming a second nitride layer over the second polysilicon layer;
4	forming a photoresist over the second nitride layer; and
5	etching away the second nitride layer, the second polysilicon layer,
6	and the oxide layer except in a region underlying said photoresist.

Sul

12. The method of claim 11, further comprising:

varying photo tolerance during said step of forming said emitter pedestal to minimize mis alignment between the second polysilicon layer in said emitter pedestal and said emitter opening.

1 SUB 2 A1

13. A heterojunction bipolar transistor, comprising:

a collector region;

a Side base region;

an emitter stack overlying said collector region, said emitter stack including an emitter opening filled with T-shaped polysilicon, said T-shaped polysilicon overlying nitride regions included in said stack; and

extrinsic base regions arranged on respective sides of said emitter stack, said extrinsic base regions being aligned with said emitter polysilicon region but not being directly aligned with said emitter opening.

14. The transistor of claim 13, wherein said extrinsic base regions are made from SiGe polysilicon.

1500 2 A2/

7

8

2

3

_15. The transistor of claim 13, wherein one of said extrinsic base regions

is longer than another of said extrinsic base regions, and wherein a base contact is

formed on the longer extrinsic base region.

